HD6412240FA20

microcomputer, QFP100, –0.3 to +7.0 V, HD6412240FA20

Rated 5 Rating 5 | reviews | Write a review

Price:: US $5.60~6.75 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $5.60~6.75

PartNumber:: HD6412240FA20

Brand:: Hitachi Ltd - Hitachi | Pack: QFP | D/C: 11+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Linda Lin's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-06-16

From Other Seller

Part Number:HD6412240FA20
US $5.60 - 6.75
iphone5 data cable

US $4.00 - 5.00 / Piece
(0) Remove
HCPL-7800A

US $2.50 - 4.10 / Piece
(0) Remove
Quantity:

piece

Product Summary

The HD6412240FA20 is a microcomputer (MCU: microcomputer unit), built around the H8S/2000 CPU, employing Renesas Technology proprietary architecture, and equipped with peripheral functions on-chip. The HD6412240FA20 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise, optimized instruction set designed for high-speed operation, and can address a 16-Mbyte linear address space.

Parametrics

HD6412240FA20 absolute maximum ratings: (1)Power supply voltage VCC –0.3 to +7.0 V; (2)Programming voltage VPP –0.3 to +13.5 V; (3)Input voltage (except port 4) Vin –0.3 to VCC +0.3 V; (4)Input voltage (port 4) Vin –0.3 to AVCC +0.3 V; (5)Reference voltage Vref –0.3 to AVCC +0.3 V; (6)Analog power supply voltage AVCC –0.3 to +7.0 V; (7)Analog input voltage VAN –0.3 to AVCC +0.3 V; (8)Operating temperature Topr Regular specifications: –20 to +75℃; Wide-range specifications: –40 to +85℃; (9)Storage temperature T –55 to +125℃.

Features

HD6412240FA20 features: (1)Address space divided into 8 areas, with bus specifications settable independently for each area; (2)Chip select output possible for each area; (3)Choice of 8-bit or 16-bit access space for each area (CS0 to CS3); (4)2-state or 3-state access space can be designated for each area; (5)Burst ROM directly connectable; (6)External bus release function.